Porous nanocrystalline silicon (pnc-Si) membranes are a new class of solid-state ultra-thin membranes with promising applications ranging from biological separations to use as a platform for electron imaging and spectroscopy. Because the thickness of the membrane is only 15-30 nm, on the order of that of the molecules to be separated, mass transport through the membrane is greatly enhanced. For applications involving molecular separations, it is crucial that the membrane is highly permeable to some species while being nearly impermeable to others. An important approach to adjusting the permeability of a membrane is by changing the size and density of the pores. With pnc-Si, a rapid thermal treatment is used to induce nanopore formation in a thin film of nanocrystalline silicon, which is then released over a silicon scaffold using an anisotropic etchant. In this study, we examine the influence of thin film deposition and thermal treatment parameters on pore size and density.
Introduction
Porous nanocrystalline silicon (pnc-Si) membranes exhibit high permeabilities [1, 2] to diffusing and convecting molecules, enable efficient separation of species based on size and charge [3, 4] , and serve as surfaces for biological applications such as cell culture [5] . This new class of membrane offers several advantages over existing technologies.
Transport through commercial polymer membranes is significantly hindered by their large thicknesses and tortuous pore pathways while experimental nanofabricated membranes are difficult to manufacture in large quantities [6, 7] . Pnc-Si membranes are not limited by either of these disadvantages, as they are at least an order of magnitude thinner than any other reported micro-machined membrane and can be easily manufactured using a well controlled bottom-up process and standard semiconductor fabrication techniques [8] . Because the sieving properties of a membrane are determined by the size, density, and shape of the pores, control over these parameters is essential in order to tailor membranes for specific separation problems.
Many biological species of interest, such as proteins and viruses, have an effective diameter between 1 and 100 nm and need to be purified from complex environments containing many other biological materials.
Traditional methods for size-based separations include size exclusion chromatography or ultrafiltration through polymer membranes. While common in laboratories and industry, chromatography suffers from unwanted interactions between the solute and stationary phase leading to trapping and loss of analyte [9] . While polymeric ultrafiltration membranes are inexpensive and can be mass-produced, they are also thick (1-10 μm) Q. 2 and have a large distribution of pore sizes that limit performance in the separation of molecules nearly an order of magnitude different in size [10] . Solid-state membranes open the possibility for advancement in the performance of ultrafiltration methods [11, 12] . With some top-down technologies, pores can be uniformly manufactured with single nanometer precision [7, 13] . However, techniques such as electron and ion-beam drilling require large manufacturing times and are unsuitable for scale-up production. Additionally, materials such as carbon nanotube (CNT) membranes are limited to pore sizes less than 10 nm [14] . Here, we demonstrate the ability to manufacture ultra-thin solid-state porous membranes with pore sizes between 5 and 55 nm and porosities between 0.5% and 6.6%. We have previously demonstrated that pores can spontaneously form in silicon thin films during the amorphous to nanocrystalline phase transition. This transition is induced by a rapid thermal annealing process, where the pore size and distribution is a function of the annealing temperature [3] . Here we more thoroughly explore the influence of fabrication parameters on pore size and density. In addition to the temperature of anneal, we show that pore characteristics are dependent on the silicon thin film thickness and the rate at which temperature increases (ramp rate) during annealing. A unique feature of our ultra-thin membranes is the ability to directly analyze pore morphology using transmission electron microscopy (TEM). Custom pore recognition software was developed to examine the size, porosity, and distribution of pores from the TEM micrographs (available at nanomembranes.org/resources/software). For illustrative purposes, pore distributions will be fit and presented as a continuous curve using a scaled Weibull probability density function (figure 1(b)) [15] .
Materials and methods
Fabrication of pnc-Si membranes has been described in detail by Striemer et al [3] . Here, we will review the process flow and highlight some of the key design parameters. One advantage of pnc-Si membranes stems from its ease of manufacturing and use of well-established silicon processing technologies, making it amenable to scale-up designs (figure 1). First, a 1000Å thermal silicon dioxide layer is grown on a (100) oriented N-type wafer (1-5 cm). The oxide is patterned using standard photolithographic techniques, which define the active area of the resulting membrane as well as the outer dimension of the membrane chip. The oxide on the un-patterned side of the wafer is then stripped leaving a bare silicon surface.
A three-layer stack of silicon dioxide (20 nm)/amorphous silicon (15-30 nm)/silicon dioxide (20 nm) is deposited on the bare wafer surface using rf magnetron sputtering (ATC-2000 V, AJA International, Inc., North Scituate, MA). The SiO 2 (99.995%, Kurt J Lesker Co., Pittsburgh, PA) is directly sputtered and used as an etch stop for the subsequent bulk silicon etch step. Intrinsic • C s −1 and (c) 100
The pore size distribution becomes narrower with higher ramp rates.
amorphous silicon (99.999%, Kurt J Lesker Co., Pittsburgh, PA) is sputtered with a well-optimized recipe yielding a highly uniform and dense silicon film as verified by AFM and spectroscopic ellipsometry [3] . After film deposition, an anneal is performed in a rapid thermal processor (RTP) to induce solid phase crystallization (SPC) of the amorphous silicon layer (Solaris 150, Surface Science Integration, El Mirage, AZ). It is during this phase transformation that we observe the formation of nanopores in the silicon film. The ramp rate and final annealing temperature are important factors for dictating the size, shape, and density of the pores, as discussed below. After the thermal treatment, the patterned wafer surface is subjected to a single-sided wet anisotropic etchant, ethylene diamine pyrocatechol with pyrazine (EDP-300F, Transene Company, Inc., Danvers, MA), which has a high silicon-to-oxide etch ratio [16] . After the bulk silicon etch is complete and the membrane is released over the silicon chip scaffold, the protective SiO 2 layers are removed with buffered oxide etchant (10:1 with surfactant, Mallinckrodt Baker, Phillipsburg, NJ).
The majority of prior work in silicon thin film crystallization has focused on thick films (50-200 nm) since much of the field has been driven by the use of polycrystalline silicon in semiconductor devices [17, 18] . In this work, we limit our silicon thickness to less than 30 nm, where growth is essentially limited to a single layer of nanocrystals that are influenced by this confined geometry. As a result, the crystals that emerge are nanocrystalline (grain sizes < 100 nm). While the phase transition has been reported in thick amorphous silicon at annealing temperatures as low as 500
• C [19] , we begin to observe crystallization in 15 nm thin films at 700
• C (figure 2). Interestingly, at this low temperature and short time period we observe the formation of nanocrystalline 'islands' that are surrounded by an amorphous matrix. Voids seem to preferentially form along the amorphous/crystalline interfaces creating a 'necklace' pattern of pores. Annealing at a higher temperature (1000 • C) completely crystallizes the film and results in a uniform density of pores.
Results
As previously reported by Striemer et al [3] , the annealing temperature is an important determinant of pore size and density.
This most likely results from an increase in dynamic strain and atomic mobility during SPC at higher temperatures, which allows for the formation of larger voids in the crystallized film. Figure 3 shows a series of 15 nm thick membranes that were annealed at temperatures between 800 and 1100
• C. The ramp rate was fixed at 100
• C s −1 and the steady-state temperature was held for 60 s. Comparing membranes that were annealed at 800 and 850
• C, we found that the density of pores nearly doubled and the average pore size increased by 50% at the higher temperature. Pore density and size continue to increase with annealing temperature up to 1100
• C. Beyond 1100
• C a large number of thin film delamination features to appear causing a high pinhole defect density in the resulting membrane. By changing the annealing temperature between 700 and 1000
• C, we were able to tune the average pore diameter between 9.4 and 22.2 nm and the porosity between 0.5% and 6.6% in defect-free material 4 . To investigate the effect of annealing time on pore size, a set of 15 nm thick silicon membranes were annealed for 10, 60, and 300 s in the RTP at 1000
• C with a ramp rate of 100
• C s −1 . Figure 4 shows that pore sizes and density increase with longer annealing times. While the average porosity only increased from 21.1 to 23.1 nm from a 10 to 300 s anneal, the porosity changed from 4.3% to 6.1%. This increase in porosity stems from the increase in pore density: 1.19 × 10 11 cm −2 to 1.40 × 10 11 cm −2 for a 10 s and 300 s anneal, respectively, as well as an increase in average pore diameter. It is worth noting that even with a very short anneal time of 10 s it is possible to produce a nanoporous membrane. This leads us to believe that the ramp-to-temperature step is critical in the pore formation process because the crystallization process is very rapid, especially at temperatures near 1000
• C. For many applications, such as filtration, it is desirable to have a membrane with pores that are round and have smooth edges. This morphology tends to be favored during pnc-Si formation when the ramp rate of the rapid thermal annealing process is at 50
• C s −1 and above. Figure 5 shows a 15 nm thick pnc-Si membrane annealed at 1000
• C with a ramp rate of 10, 50, and 100
• C s −1 . We observed that the lower ramp rate yields a wider distribution of pores and many of the pores are irregularly shaped. At high ramp rates, such at 100
• C s −1 , the width of the pore size distribution is reduced by nearly 50% due to the elimination of irregularly sized pores. We calculated an average roundness index by estimating the pores as ellipses and took the ratio of minor to major axis for each pore and averaged all the values. The ratio increases from 0.81 to 0.83 to 0.85 for ramp rates of 10
• C s −1 , 50
• C s −1 , and 100
• C s −1 , respectively. Although these changes in ratio may seem small, they represent a significant shift in pore • C using a susceptor with a ramp rate of 50
• C s −1 for 60 s. (e) The pore size distributions were calculated directly from TEM micrographs. (f) The average pore diameter and porosity is plotted for each annealing temperature. morphology as observed in the TEM micrographs. We believe that the majority of pore growth occurs during the ramp-totemperature step, as discussed in the section on the effect of annealing time on morphology, so it is not surprising the ramp rate would have such a dramatic effect on pore morphology.
Earlier, we showed that the annealing temperature was an important determinant in a membrane's pore characteristics. This led us to hypothesize that the manner in which heat is transferred to the membrane film would have a significant effect on pore morphology. To explore this, we compared membranes that were annealed inside a silicon carbide coated graphite susceptor to those that were annealed directly in the RTP chamber. Inside the susceptor, the films are heated by blackbody reradiation from the susceptor walls and conduction across the narrow air gap inside the susceptor rather than the direct absorption of optical energy (primarily visible and infrared) from the halogen lamps inside the RTP. A ramp rate of 50
• C s −1 was used due to the increased thermal load and damage threshold of the susceptor. The annealing time was fixed at 60 s. In figure 6 , we see that there is indeed a large difference in pore density between these two annealing schemes. Although the maximum pore sizes were similar, the density of the middle and lower pore sizes of the membranes annealed without the susceptor were almost three times that of the membranes annealed using the susceptor. Since amorphous silicon is a strong absorber of visible and near-IR radiation, there is likely to be some additional transient heating of this film when it is directly exposed to the lamp radiation during the annealing process.
To further increase the pore size, we annealed a thicker 30 nm layer of silicon using a susceptor inside the RTP. Our hypothesis was that by increasing the silicon film thickness, crystal growth would be less confined between the Si/SiO 2 interfaces, allowing for larger grains and pores to form during crystallization. Figure 7 shows four 30 nm thick pnc-Si membranes that were annealed at temperatures between 1000 and 1150
• C for 60 s, with a ramp rate of 50 • C s −1 . Indeed, by increasing the thickness of the silicon membrane we observe an increase in average pore size. Over the annealing temperatures we studied, the average pore diameter and porosity ranged from 24 to 39 nm and from 0.7% to 3.9%, respectively. From these results, it is clear that increasing the film thickness yields larger pores, but that the annealing temperatures required to induce pore formation also increase. We found that a RTP treatment below 1000
• C did not produce through pores in 30 nm thick silicon and the nanocrystal size and density were small. We note that the pore walls in the 30 nm membrane appear to consist of nanocrystalline facets, especially apparent at the highest RTP temperature ( figure 7(d) ).
Conclusions
By varying the silicon film thickness, annealing temperature, and thermal ramp rate, we have demonstrated the fabrication of ultra-thin porous membranes with pore sizes ranging from less than 5 to 55 nm with porosities between 0.5% and 6.6%. We have shown that pore uniformity (size and shape) can be improved by increasing the annealing ramp rate. Additionally, the porosity of pnc-Si membranes can be increased with longer annealing times. Finally, we have observed that direct heating of the silicon film during the annealing process yields a higher density of pores. By varying the aforementioned process variables, pnc-Si membranes can be designed for use in the efficient separation of a wide range of molecular species.
